Introduction
The reliability of the ultra-thin gate dielectrics is a big issue in Si LSI device-scaling. In such ultra-thin dielectrics, direct-tunneling gate current is observed during operation. It has an impact on estimating the lifetime. As a matter of fact, in the tunneling current region, it is necessary to introduce another lifetime projection models which is different from that successfully applied for thick dielectrics for a long time 1), 2) . There is a lot of discussion on degradation of the ultra-thin dielectrics 3), 4) , but the mechanism remains still unclear. We investigate the interface-state generation that is believed to be a rate-limiting reaction of the degradation serially composed of several elemental reactions. We have found a new interface-state generation in ultra-thin dielectrics after hot electron injection, which has a clear contrast with that in thick one. This new interface state would explain the necessity of the lifetime projection model for ultra-thin dielectrics.
Experiments
The samples were fabricated in a standard CMOS process with shallow trench isolation technology. We used N-channel transistors. The transistor channel length / width (L / W) was 5 um / 20 um and oxide thickness (t OX ) was 1.6 nm for thin dielectrics, and 1 um / 20 um and 5.5 nm for thick one. The two -level charge pumping (CP) 5), 6) was used for measuring the interface state density (D IT ). Fig. 1 shows the measurement system. Observable CP current is due to the recombination of the electron captured by the interface states and the hole from the substrate. D IT can be calculated from this CP current. To identify origin of the states the energy distribution of interface state density D IT (E) within the silicon band-gap is necessary. We know where the state is generated by adjusting rising or falling time of the square gate pulse. In thin dielectrics, the direct tunneling current prevents from getting an accurate CP current. To extract the CP current, we modified the method proposed in Ref. 7 and experimentally subtracted the tunneling current.
In this study, we used hot carrier injection (HCI) stress to control the energy and the amount of the injected electrons and holes. The stress is set at the maximum substrate current condition, meaning that electrons are mainly injected to the gate during the stress.
Results and Discussion
The interface state densities increased against HCI stress time with dielectrics thickness. The characteristics of each condition are different. As shown in Fig. 2(a) , a sharp peak grew at E i + 0.31 eV with 0.05 eV of the width in the thin dielectrics of t OX = 1.6 nm. In the thick one of 5.5 nm, two broad peaks around E i -0.25 eV and around E i + 0.27 eV appeared (Fig. 2(b) ). It is noted that these broad peaks also exist in distribution of thin dielectrics when enlarging the vertical scale of Fig. 2(a) . We consider these two broad peaks come from so-called structures P b0 and P b1 , which are common states at SiO 2 / Si interface, because their distribution centers are reported respectively to be E i -0.25 eV and E i + 0.30 eV for P b0 , E i -0.1 eV and E i + 0.25 eV for P b1 8) . We investigated the origin of the new peak which was found only in thin dielectrics. Because the peak center is very close to the one peak due to P b0 , we first needed to check if this new peak came from the P b0 . We compared mutually the increases of the three peaks such as the new peak and the broad peaks. We used Δ D IT at E i + 0.31 eV, E i -0.25 eV, and E i + 0.20 eV as the peak intensities. Among these three Δ D IT , one at E i + 0.20 eV was carefully chosen to avoid the affection from the neighbor. The peak at E i + 0.31 eV is large enough to neglect the contribution from the broad peak. Such situations are illustrated in Fig. 3 . Assuming that the intensity is proportional to the amount of corresponding structure, which is good when the density curve is described by a Lorenzian, these Δ D IT values are able to be discussed on the correlation of the three peaks. Figure 4 shows the correlation of Δ D IT at E i + 0.31 eV and E i + 0.20 eV with that at E i -0.25 eV. It is obvious that the plots are separated into two. Group A is composed of the Δ D IT at E i + 0.31 eV, that is the new peak. On the other hand, group B is composed of the broad peaks. The clear separation means that the original structure giving the sharp new peak is different from that of the broad peaks. We thus ruled out the possibility that the new peak was due to common structure for P b0 .
It should also be noted that the plots belonging to group B are well expressed by a straight line in the log-log plot, even though these plots are from both ultra-thin and thick dielectrics. We confirmed that the line included the origin in the liner plot. Their first order relationship means that the two broad peaks are originated from a structure, P b0 , which is consistent with our early assignment solely on a basis of
the location of the distribution peaks.
The atomic-scale structure corresponding to the new sharp peak is unclear so far 9), 10) . The sharpness of 0.05 eV could help determine the structure.
Conclusion
We have found a new interface state at E i + 0.31 eV with 0.05 eV of the width in ultra-thin gate-dielectrics / silicon after hot electron injection. This peak is not originated from the common structures giving P b0 and P b1 . The structure giving the new state could lead to another pathway during the degradation, resulting the change of the lifetime projection model for thin dielectrics from well published model for thick dielectrics. Fig. 2 . Plots belonging to Group B are from the broad peaks of both ultra-thin and thick dielectrics. One to one relationship means the broad peaks are originated from one structure which gives the common P b0 and P b1 . 
